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I . INTRODUCTION 
A. BACKGROUND 
FerroeleetT1C capacitor 
tLe 0", irrp;errenticl ::-lon-vo.iat le com::·'-.::::er 
:"laln I:'_emory. ?,ecer.t studie3 [Ref. 1J have dC:ffior.s:::r3ted ::he 
teas:ti Lit:~· 0: d:..rec:::li :..nter:ac:nq 
wewory ':Jus. 
1. FECM Theory of Operation 
to 3 mi:-:rc~rocessor 
:E'::·:::1 a~e cocstn:.cted usi::1c; a modified sillCO::1 
semiconductor process. Figure 1 S.'10WS a :-_~'pical st""uctup~ for 
a s:mp:e :erroelectric capacitor [Ref. 2J. p'. COIT.::J.o::11y 'lsed 
fe~roelectr:c lla:::eria: is lead zirconate tita:1ate {PZ'I'I. -:':'1e 
Fzr dielectric is depcsited bet'"eer: :::wo eleetLode layers, 
:orming a capaci t:n. TLe capaci tor : s cr.arged ''''::-len '.-ir i t ten 
and the charge is retained for greater tha:l te:l years :r_ the 
case of L"1e NM::4CF04 ?EC:1. ':'he eel" is read by applying a 
-Joltage acr::::ss the capacit:Jr and observ:ng :::he current pulse 
generated. 
PI. smal:' current Vllse ind:cates a '1' is stored in t:'1e 
,:;e:l '"r_:le a large C"Jrrent pulse indicates a '0' is stored in 
the cell. I:: sh:::uld be :loted tha:: ::he read operation is a 
"destructive read" and the data must be written back to the 
device. 
Fiqure 1 Ferroelectric Capacitor Device, [Ref.2]. 
Current technology has demonstrated several advantages 
and favorable characteristics of FECM [Ref. 3], including: 1) 
non-volatility, 2) long retention (>10 years @ 25°C), 3) 
endurance (10:0 write cycles), and 4) radiation hardness (>10 L 
RADs(Si/sec)). Therefore, FECM's are ideal for many military 
and space based systems. 
2. National Semiconductor's NM24CF04 
The NM24CF04 is fabricated with advanced CMOS 
ferroelectric technology [Ref. 4]. The device provides a 4096-
bit nonvolatile memory, internally organized as two 256 x B-
bit pages. It uses a serial interface on a two-wire bus with 
practically unlimited erase/write cycles and supports a 
bidirectional bus oriented protocol. When power is removed, 
the data remains stored in the ferroelectric cells. ?igl:::e 2 








Figure 2 NM24C?04 Pin Diagram, [Ref. 4]. 
Serial Data (SDA): SDA is a bidirectional pin used to 
transfer data into and out of the device. It is an open-drain 
output and may be wire ORed with any number of open-drain or 
open-collector outputs. A pull-up resistor is required. 
Serial Clock (SCL): The SCL input is used to clock 
all data into and out of the device . .Jata states on the SuA 
line can change only during SCL LOW. SDA state changes during 
SCL HIGH are reserved for indicating start and stop 
condi tions. 
Address (AO): AO is unused by the NM24CF04, however, 
it must be tied to GND to insure proper device operation. 
Address (Al,A2): The Address inputs are used to set 
the least significant two bits of the six bit slave address. 
These inputs can be driven with logic or tied high or low. The 
four most significant bits of the slave address are tied to Vee 
or GND to form the "Device Type Identifier" nibble '1010'. 
Pins Al and A2 connected to +5 volts or- gr-ound to establish a 
hardwi:!:::d address for the device. Two bits allow four 
different devices to be addressed. 
3. Microprocessor System 
The most commonly used 16-bit microprocessors today 
are the Intel 8086 series and the Motorola 68000. Pr-evious 
studies [Ref. 1: used the Intel 8086 in the minimum mode. The 
thrust of this thesis research is centered around the Intel 
8086 [Ref. 5J, although the monitor-ed signals could easily be 
converted to allow the use of the Motorola 68000 chip. ':'he 
Minimum Mode System configuration is shown in Figure 3. 
In the minimum mode, the CPU emits the bus control 
signals for memory. In the maximum mode, an 8288 Bus 
Controller assumes the responsibility of controlling all 
devices on the system bus. The CPU incorporates two separate 
processing units. These are the Execution Unit (EU) and the 
Bus Interface Unit (BIU). The EU executes instructions and the 
BIU fetches instructions, reads operands, and writes results. 
The two units operate independent of one another and are able, 
under most circumstances, to extensively overlap instruction 
fetch with execution. The 8086's instruction stream queue can 
store up to six instruction bytes. When two or more bytes of 
the 6-byte instruction queue are empty and the EU does not 
require the BIU to perform a bus cycle, the BIU executes 
instruction fetch cycles to refill the queue. The BIU normally 





Figure 3 8086 rhn::num l,lode Sys::em, [Re:. 5]. 
COMMANO 
'"' 
'dhe:-e :::r.e B1TJ eely :etc:hes ::he byte from ::he edd '3ddress. The 
81:; is respcr.sible for executing a:'_ externa:' bl-ls cycles to 
.::ead data frc::l memcry or '",'r::.te data to memory .. 1\11 bus cyc:.es 
consist c: a :'rlinim'.l.:':' of four clock cycles or "T-sta::es" 
as T1' :'1' T" and :',. Figure 3 s1".o'""s a typ.'--cal 81:; bus ::::yc:'e . 
• r.. bus cyc:'e conslsts of a C1".aln of even::s in whlc1". L'1e 
add:::ess c: Demory lccaticr. is ou::put, t1".en a read cr write 
contrel signal is presented, followed by the data .'--n a write 
ope.::ation. The addressed device accepts the da::a on a w.::i::e 
cycle or p:'a::::es da::a on the bus during a .::ead ope.::at.'--on. 
For S~C\"i devlces, s'Jch as <::he ~,112L,':FO~, wai::: sta'::es 
De ir.serted between T, nnd ~ur=-n:; a ·...Jult ;;:::ate, tile 
data on ::::'1e jus remair.s '.lncr.an1eQ. Upon comple::lon 0: :::he 
cycle, !r.emory- :a'::ches data vl:::i::ten or the 31U re:moves da'::a 
read. 
Figure 4 -::yp':cal 31T) Bus Cycle, [Ref. 1]. 
a. Write Bus cycle 
Fl';pre 4 illi.:.st:::ates :::he basic '...J:::ite b'JS cycle. Tr.e 
CPU places the w:::ite address or. t:"le ID'.lltiplexed a:::idress/data 
jus d'.lr=-::1g T,. During state T I , Add:::ess Latch ~r.aDle ':ALE) is 
asserted high t::: latc:"l the wri te add:::ess into a register. The 
register C0::1:::en:::3 can be decoded by cornbir.ational logL~ to 
genera:::e L'1e necessary chip select for memory. 
During state T2 , the CPT) places the write data on 
H.e multiplexed bus (ADIS - ADO), and WR is asserted low to 
indicate to memory that a write ope::-ation is ::-equested. The 
READY signal is used t8 force the CPU to lnsert ·...Jait states 
into tr.e bc.s cyc~e. T8 insert a vlait sta::e, READY m'.lst be ~o·...J 
prior to the end of state T,. Figure 5 shows the ti":ling 
relationsh':p required to generate a '..:ait state. signal F<.E;ADY 
..... ~~-------'}-
-~~ __ ~'"'="'-="=-"="'~~"-~' ____ C= 
L-____ -Ir-
---- i \ ---
---, r 
Figure 5 8086 Wr.:te Bus Cycle, [Ref. 1]. 
is produced by an 8284 Clock Generator and Driver shown in 
Figure 3. Signal RDY is produced by combinational logic in the 
interface device. 
Signal Data Transmit/Receive (DT/R) controls the 
flow of data through banks of 8286 octal bus transceivers when 
operating in the minimum mode configuration. With the signal 
high, data can flow from the 8086 microprocessor onto the data 
bus and into the appropriate memory location. Data Enable 
(DEN) is provided as an output enable for the data 
transceivers. 
Figura 6 Wait State Insertion, [Ref. 1 J. 
b. Read Bus Cycle 
Figure 6 illustrates the 8086 Read Bus Cycle. The 
read cycle is very similar to the write cycle. The CPU places 
the read address on the multiplexed address/data bus during 
T,. Again, during state T1I ALE is asserted high to latch the 
write address into a register. The register contents is 
decoded to generate the necessary chip select for memory. Upon 
completion of T1I the CPU floats the address/data bus in 
preparation for data to be received from memory. During state 
Tu RD is asserted low to indicate to memory that a read 
operation is requested. Again, if reading from a slow memory 







~ -- ::- "':: 
Figure 7 8086 Read Bus Cycle, [Ref. 1J. 
READY and generate wait states prior to state T j • signal DT/R 
is asserted low to configure transceivers in the receive mode. 
Signal DEN is asserted low to enable the transceivers to pass 
the received data to the CPU. 
B. OVERVIEW OF SYSTEM DESIGN 
Figure 8 shows an overview of the system bus structure 
implemented in previous thesis research [Ref. 1]. 
1. Address and Data Bus Structure 
Although the 8086 has the ability to address 
megabyte of memory, the system described here employs 4K bytes 
of ferroelectric RAM (FERRO), 8K of ROM, and 8K of static RAM. 
The section of memory designated as FERRO is split into two 
Figure 8 System Bus Structure, [Ref. 1]. 
banks of 2K-bytes each. One bank connects the lower half of 
the data bus ~D7-DO) and corresponds to even addresses lAO = 
0). The remaining bank connects the upper half of the data bus 
(015-08), and corresponds to odd addresses ~AO = 1). Address 
lines AI-All specify the particular byte in each bank. To 
perform a byte transfer to an even address, the 8086 specifies 
an address with AO low and signals Bus High Enable (EHE) high. 
With ERE high, the upper bank of memory, or the odd byte of 
the word address, is disabled. 
TO perform a byte transfer to an odd address, the 8086 
asserts EHE low and AO high. This allows access to the upper 
bank while disabling any memory access of the lower bank or 
even byte. To perform a word transfer of 16 bits, the 8086 
asserts both BHE and AO low. This enables both memory banks 
10 
and allows transfer of the entire data bus 015-00 duri:1:; one 
cycle. 
2. Data Flow Overview 
The objective of the design was to configure the 
NM2£;CF04 as a functional block of main memory without 
requirlng any special actions on the part of the 8036 
~icroprocessor. The Nlv':24CFO'; operates at a frequency of 10J 
KEz, thus requiring the '"ait states be inserted whenever 
the ferroelectric memory was addressed. 
The CONTROL logic of Figure 8 monitors five sets of 
signals: RD, WR, BHE, AO-A11, and 00-015. When the 8086 
requests a read operation from ferroelectric memory, it places 
the read address on the address bus and indicates a read 
request by asserting RD low. The CONTROL logic block takes 
over by initiating microprocessor wait states and perfo'::-ming 
the required tasks to retrieve information from the 
appropriate bank of ferroelectric memory. Control tasks 
performed include identifying and selecting the correct chip, 
converting the parallel address to a serial address, 
transmitting the address to memory serially, receiving the 
data from memory serially and transferring the received 
information into parallel form, latching the data, and 
releasing control to the microprocessor. Writing to 
ferroelectric memory is very similar. 
11 
When the microprocessor writes data to ferroelectric 
memory, the write address lS placed on the address bus, data 
on the data bus, and a write operation is indicated by 
asserting WR :"0',..;. Again, the CONTROL block intercedes to 
perform data translations and input/output functions necessary 
to store data into the appropriate address. 
C. RESEARCH GOALS 
To extract a portion of a previously designed SSr/MSI 
interface [Ref. 1] and incorporate it in a single chip design 
using CMOS VLSI. Keeping the implementation as general as 
possible is a primary consideration. Figure 9 shows a block 
dlagram of the extracted circuity. The Main Finite State 
Figura 9 Functional Block Diagram of Interface Device. 
12 
Machine (MFSM) mor_itors sigr.als WR, RD, FERRO, and ACK. 
Sigr.als WR, ar.d RD were described i:1 Sectio:1 A. of this 
cr.apter. Signal FERRO is a chip select ge!1erated by exter:1al 
combinatior_al logic. Sig!1al ACK is generated by t!1e I/o BUS 
CO;JTROL by monitorir.g H.e Serial Data Bus Low {SDAL} ar.d 
Serial Cat a BG.s High (S.JAH) for the Acknowledge (ACK) 
Fiqure 10 Microinterface Proposed Pin Dlagram. 
generated by the NM24CF04. The Counter Finite State Machine 
(CFSM) maintains a count to control the number of sf'.ift 
operations performed by the shift registers contained in the 
LOW and HIGH BYTE MUX/SHIFTERs. The I/O BUS CONTROL generates 
clock and control for hoth internal and external bus control. 
LOW and HIGH BYTE MUX/SHIFTERs provide serial and parallel I/O 
13 
to the address, parallel, and serial data busses. Figure :0 
shows the proposed chip pin diagram. Signals not yet discussed 
Address lAO-All): Address bus lines from 74LS373 octal 
latches in Figure 8. A10 and All select the desired chip 
within a bank. A9 selects the desired page within a chip. Al-
.Z,8 selects the specific byte within the page. 
Clock (CLK}: A 100KHz clock is used to clock the 
"Microinterface" chip circuitry and generate SCLL and SCLH to 
clock the ferroelectric memory cr. ips . 
Serial Data Bus High/Low Out (SDAH_OUT/SDAL_OUT1: These 
pins are used if an external SDA bus driver is used. They can 
be used to enable data onto a serial data bus with a 74LS241 
Line Dr i ver, as shown in Figure 57. 
High/Low Data Bus Out {HI/LO_DATA_OUT1: These pins are 
used if an external data bus driver is used. They can be used 
to enable data onto a parallel data bus with a tri-state Line 
Driver. 
Serial Clock High/Low (SCLH/SCLH): The clock output that 
connects to the SCL pin of the respective NM24CF04 memory 
chip. 
Ready (RDY): The output pin that connects to the ROY pin 
of the 8284 Clock Generator shown in Figure 3, to generate 
READY. 
"' 
Serial Data Bus High/La'", :::n :SDAJ:LIN/SDAL_IN): Use::i to 
enable a tri-state Line Driver i: L'1e circuit is configJred 
wlth external drivers as shown in Figure 57. 
Data Lines (DO-D15): These pins connect to the data bus 
fror:. the Transceivers sr.ov-':l in Figure 8. 
D . REQUIRED HARDWARE AND SOFTWARE TOOLS 
The design and layout 0: the Microinterface cr.lp was done 
on the Naval Postgraduate School's Sun SPARCstations using the 
VLSI CAD tool package created by the University 0: California 
at Berkeley. 
1. Sun SPARCstation 
The Sun Microsystems SPARCstation II is a desktop 
workstation that offers high-speed color graphics. Operating 
at 40-MHz, tr.e system is equipped wit:'1 32 ME of RAM, 424 ME of 
internal fixed disk storage, and mounts several large file 
systems from a remote server. 
2. Magic 
Magic is an interactive editor for creation of Very 
Large Scale Integration (VLSI) circuit layouts. This program 
runs on many UNIX based systems, for example, the Sun 
SPARCstation with an integrated color display. Using Magic, 
the designer can create basic cell layouts and combine them 
into larger structures, or even complete integrated circuit 
layouts. This program has a built in design rule checker that 
constantly checks layouts during creation to ensure that 
15 
layout rules are obeyed for the particular technology beir:.g 
used. To allow a means of interfacing with other programs, 
Magic allows the user to extract the created circuits for use 
by other programs. Magic only permits Manhattan designs, which 
are deslgns with horizontal or vertical edges, no diagonal or 
curved structures are allowed. The further attributes of Magic 
are numerous, and reference to the user's manual is 
recoIT\Il'.ended for additional descriptions of its abilities 
[Ref. 61. 
3. PQ9 
The PLA Equation Generator compiles finite state 
machines to generate a working PLA. It takes a high level 
description of a finite state machine and translates it into 
the logic equations required to implement a specific design. 
Peg generates logic equations that follow the Moore model of 
a finite state machine. This implies that the outputs 
generated by the finite state machine depend only on the 
current state of the machine. Inputs can be provided to cause 
transitions to specific states. The Peg command used was: 
peg infile > outfile 
This allowed for the infiles, which in this case were mfsm.peg 
and cfsm.peg, to be processed into the equations required to 





lhp :::eader is dire ted 
f:.lrtlkr cl3..[lfication "I. 
E. THESIS STRUCTURE 
II. DESIGN CONSIDERATIONS 
The genera':' inte:ciace desigr. began W:.t~i care::ul 
c:J:1s:.de:::ation of the s~'s-::em bus st:cucture ir. ?igc:::e ~. 
'The tunc::lcLa':' c1cc:{s in f~gc::-e desc:' :.be:::i the 
im?ler.entation of the slngle Chl? Gesign. 'II·,ese b1,:,cl:s ',,·ere 
chose::1 ::0 inco.:cporate as m·.lch ci:::c·.litry as possio':'e ::"rom the 
pre'llC'.lS SS:/MSI ir.terface imp·.ementatio:1 :Kef. ], a:ld sti':'l 
ma:':"l::ain versatiLt~' for future adaptatior. to :Jtr.er 
IDlcrcprocessor aFplications. T:-,e Magic lay:J\lt edi tor requi.:ces 
tha:: cl. ::ilenaIle De l:sed for cell :reatloL. The r.ame 
"Hicro::.r.terface" ::'s selec::e::i to descr::'be th::'s c:"lip. Fur::her 
re:erences to tr.e er.tlre c:"li? are IT.3.de l:Sl:1g t. 
A. MAIN FINITE STATE MACHINE (MFSM) 
'The MFSM generates ~5 diffe:::e:"l:: states tr.at are de'::Jded::o 
p::-ovide cO:-l::rcl signals to the mul::iplexe.::-s a:1d sr.ift 
reg:.s-::ers in the LOW and HIGH BY~E MUX/!:)HIFTEE ::llocks. Ol:tputs 
~:"lc':'·.lde sta::es a - 0, shi::t register fU:"lctior. c:Jntrols sO a:"ld 
sl, multiplexer byte selectcrs muxa and muxb, and counter 
cont:::ol signals counter_clr and counter_en. The des:'gn ;-,·as 
extracted directly from the SSI/MSI design [Ref. 1], and a 
detailed description of the operat'..on may be fo'x.d i:1 that 
reference. 
19 
B. COUNTER FINITE STATE MACBINE (CFSM) 
C. BIGB/LOW BYTE MUX/SBIFTER 
sec. tc 
PageAddfr~ess 
Byte 0 IRIW A9 ,Al0 All 0 1 I 
Byte 1 IAl A2 A3 A4 AS AS A7 A81 
Byte 2 100 01 02 03 04 OS 06 07 1 
PageAddross ChipAddl!1SS 
\ -------... 
Byte 3 IRIW A9 Al0 All 0 0, 1 I 
IF,gUr-e-'-'-='--~.t--'"'-.. ~-----------
I/O BUS CONTROL 





A. CELL CONVERSION 
psc.GPpm fi ler:<:ime.p.s I 
of the -::':,'""ge of graphlcs you ·, .. iant to :.. e. t:..:f, 
g:'::, ep~ f 
B. MAIN/COUNTER FINITE STATE MACHINES (MFSM/CFSM) 
The ~\LC. CFSM ; .. ie::::e de·;elopec. f 
pregra:ns lsed t;je d,"O'ig:i [Ref. 1]. 
fashlon. :te equations are expressed as t!1e sum of pro(:ucts 
and are easily converted using DeMorgan' s theorem. Tr.e 
resul tant equations can be directly irr.plemented using t'dO 
stage :\;:'SD-;.J;'.ND ~ogic. As an examp~e of tte metr.od used, t~e 
coWi:o.aticr,al logic development for StateD is detalled 
starting '/>lith the Peg output equation: 
T!1e syffiools 'I', '!', and '&' rep.:::esent OR, NOL, and F.ND 
operatlons, respectively. Conve.:::ting the equation to a mo.:::e 
r.'.anageable format: 
StateO~ (RESET'QO'Ql'Q2) + (RESET'QO'Qi'Q2) + 
(RESET'QO'Qi'Q2'Q3) + (RESET'Qi'Q2'Q3) + 
(RESET'cn tr7'wr-QO'Ql'Q2'Q3) 
Step 2: Apply DeMorgan' s theorem 
StateO (RESET'QO'Ql'Q2) '(RESET'QO'Ql'Q2) , 
(RESET'QO'Ql'Q2'Q3) ,( RESET'Q1'Q2'Q3) , 
(RESET'cn tr7'wr-QO'Ql'Q2'Q3) 
The equation is now in the NAND-NAND form and can be directly 
imp~emented with one seven input, two five input, and three 
four input NAND gates. 
25 
Step 3: Logical schematic 













Fiqure 13 StateO Logical Schematic. 
The .J.ogical schematic can now be used as a gUlde for 
const.ructi.ng the Magic layout. 
26 
S~ep 4 ; ~agic l a you ~ 
p.  cc l lectL)r, of ele:rLentary ~agic c e l l s '"ere des i g ned f o r ;Jse 
i n a hie r acch i al des l gn of t h e l a::"ger cells, The Mag i c l a yout 
of Sc a t eC ",.,i t h i nve:-ter-s added is sho\~n i n Fi gc:.:-e 14, De t a lled 
t>lag i c layouts can ce seen in ,r.,pp e nd:" :-: 3 . 
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C. SIGS/LOW BYTE MUX/SBIFTER 
The HIGH/LOW BYTE MUX/SHIFTERs consist of two ce~ls each. 
A 4-to-l byte multiplexer (MUX) and an 8-bit shift register. 
The 4-to-l byte MUX consists of a bank of eight 4-to-l bit 
mul tiplexers. Bytes are se~ected by muxa and muxb as discussed 
in Chapter 2. The shift register is a bidirectional, parallel-
in, serial-out, serial-in, parallel-out, general purpose shift 
register. Both the MUX and shift register can be found in all 
basic digital deSign books. 
D. I/O BUS CONTROL 
The I/O BUS CONTROL was extracted from the EPLD programs 
used in the SSI/MSI implementation [Ref. 1]. The design method 
paralleled that used in the MFSM design. Extracted equations 
accompany the respective cell layouts found in Appendix B. 
E. POWER ESTIMATES 
Electromigration is the transport of metal ions through a 
conductor that results from excessive current density in the 
conductor. In order to determine the minimum size of power and 
ground conductors, an estimate of current density must be 
made. If the maximum current density, for a specific size 
conductor, is exceeded, the conductor may weaken and 
eventually blow like a fuse [Ref. 8J. 
SPICE3Cl was used for de and ae analyses to determine 
power consumption of each circuit. 
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1. static Power D~ss~pation 
Table I emcee [,Ci·.··P r :CCl?F.TICtJ. 
,;ELL ;ELL 'C\·a I tIe. ct :ELC; ceTe 
c·.T' '. CJ pi" ,. .' ,',: ,I 
IITCl E ,'.' .L2 ii'; 
I W', JI I.'" i 0:. '" .. ,: 
1 tL'lL, nl': I., i'" 
I 'Fell;;' 8:: ni" .- I" 
I nO'Je'1 'f ri'; 33 )..\.j 
I n4CLS .91",; , ~ ).1\.; 
1 ·:.';:;F g;l c'" 6 pI:; 
::;;;e- nCi ., 
"'; 
".'!Jr' ;11_...0:'. "C:::' \.; 
i ";;':L:C 
.. : .. "" .C·' ,,, 
II IlioF. ,'6 C,·; , . ,. n'" 
lJl'P ~ .6' p'" 
-
'3') F',: 
nop 1 .53' FI'1 ;.;. r" 
1:r·.··5 F',: ; .1 r'.' Ii 
I,.c·;< ",.5 n" 
" 
;01 ni" I' 
.:' •• "'.!..? ~ C .• " :-'t.1 'J':J'::' S·; "" 
2. Dynami.c Power Diesipation 
The dynamic power dissipation is defined as the 
current drawn by the cell during transition multiplied by Vdd. 
The total power dissipation for the device is then calculated 
by mul tiplying by the nwnber of devices used of each type. The 
results may be seen in Table II. 
i'able II DYNAMIC POWER DISSIPATION. 
CELL CELL POWER No. of CELLS TOTAL 
BUFF 9.25 mW 25 231 mW 
INVI 2.57 mW 122 314 mW 
INV. 3.81 mW 83 316 mW 
NAND2 2.45 mw 143 350 mW 
NAND3 2.46 mW 91 224 mW 
NAND. 2.48 mW 38 94.2 mW 
NAND5 2.54 mW 14 35.6 mW 
NAND6 2.52 mW 16 40.3 mW 
NAND7 2.35 mW 7.05 roW 
NAND8 2.40 mW 2.40 mW 
NANDI 0 2.40 roW 2.40 mW 
NOR2 1.10 mw 4.40 mW 
NOR3 1.18 roW 2.36 mW 
NOR4 1.18 mW 2.36 roW 
NOR5 735 ).lW 1.47 mW 
XOR2 994 ).lW 7.95 mW 
TOTALS 40.mW 555 1.64 W 
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MICRO INTERFACE PHYSICAL IMPLEMENTATION 
IV. TESTING 
MAIN FINITE STATE MACHINE 
~r·~pe.::: operat.i'.:::1 u: PR al'.d eLF" as lhey 
used only for ~.es~ . .:.r.g. 
B. COUNTER FINITE STATE MACBINE 
are COL.!Iltc.:::....clr and co"ntel 51gnal 
10 s:.ale:o: h, d, f, K, m t.c the 
51 gna c.:'untcI:....en .:.n states c, e, rJ, 1, 
and n to enable the counter. :'he state outputs of CFS'1 are 
available for use w1.th the bus timing circuitry. 1:1 
particular, state 1 is used to clear the ack capture circuit 
in the I/o Bus Control. :'he signal cntr7 is output when the 
CFSM cycle is complete, 
C. BIGH/LOW BYTE MUX/SHIFTER 
The High/Low Byte Mu;{/Shifter mO;litors muxa, muxb, sO, and 
sl control signals to perform the loading and shifting 
operations of the four bytes discussed in Chapter II. Correct 
operation with a representative bus cycle is shown 1.n Append1.:{ 
D. I/O BUS CONTROL 
The I/O Bus Control section covers all remaining signals 
used to manipulate the Serial Clocks, Start/Stop condition, 
ack capture, RDY, and the enable lines for the external line 
drivers. complete computer simulation using Esim may be seen 
in Appendix C. 
E. PAD-TO-PAD VERIFICATION 
The pad-to-pad verification is the result of several 
lterations of testing of each major subcell. During this phase 
of testing, many problems were discovered. Some problems were 
easily rectified. However, the acknowledge enable (ACK_EN) 
would function using bidirectional SDAL pln 
configuration. Redesign of the ACK_EN capture circuit was 
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required. Proper operation was finally achieved. Another 
signlficant problem encountered was the numbering order of the 
address/data bus into the shift register. ~he NM24CF04 
I:'.anufacturer's documentation [Ref. 4] is not clear as to which 
bi t should be shifted into the device first. The final design 
used the bit order determined in the previous MSI/SSI study. 
The most significant bit of the respective address or data 
byte is shifted into the NM24CF04 first. 
Referring to Appendix C, Section 11, a typical read cycle 
can be seen. Ferroelectric memory address FF;, is addressed in 
both the low and hlgh banks. l'he MFSM states are monitored for 
clarity of operation. Control bytes 0 and 3 can be seen on the 
SDAL/H bus during states c and 1. The address FFlo is on the 
bus during state e. The NM24CF04 responses with the data bytes 
OJ.OIOI01 1 for DO-D7 and 101010102 for DB-DlS during state o. 
The typical write cycle is verified in a similar manner. 
The pad-to-pad verification required careful consideration 
of the operation of the bidirectional pins. It should be noted 
that the SDAL/H bus pins were only driven when the NM24CF04 
would be expected to respond. Otherwise, a 'don't care' 
condition applied to allow monitoring of the 
Microinterface output. 
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V. CONCLUSIONS AND RECOMMENDATIONS 
A. CONCLUSIONS 
'='cr lmplerren:::atlon on a slngle ::::hip . .2-.1':I'.ougl'. "11H::ro:.nte,facc" 
a .standa,i 
lmp~eme:1,:ation SfLD's anll l':-Ie shear rej'.lc:t::,o"J of ~lZ';' 
contr:.hutlon to m:.c:roprocessor memory syste:'" 
:::ecr.m:,log:,:. T:1';' r.rlg:.r.al S51/1-131 lmplemcnta:::10:l rec;u:..:::-ea 5~ 
c::hlPS ''''hlle lr..pleme:1:.ati::::r: uSlng '::he "~'L::::.:::-o_r.terfar:e" r:hlP 
·"ot.:la ::-cqu::.re only Jfi r:h1pS. 
-h1S rese2rr:h prC:Jec::: prov1aes tr.e :1e'":essar';.' fol~ew-or. 
[er '/~S1 1mp':'emec:::at1on of the .:::-eqc1r<;,c '.11g1::a_ 
C.1rcu1try::::::; ctlllze fe::-roelectr1c memory as a PO::-tH:':l of :'laln 
m:.c::-op.:::-oce3sor mellory. The use e: :erroeler:tr:.c technology 
wot.:ld prcv::.c:e a rad1ati;)Il hardened and nor:v,.lat1le, yet 
mod1:1able, area of memory '."here m1SS1on p2.ramete::-s or 
p,olrams r:ou':'d be 3to.:::-ed. Tr.1S VLSI ::.mplementatlcn would mere 
eas::.ly al~o'''' tr.e ::.ncorpOr-3.t1on 0: tr.e NM24C:04 memory dev::.ce 
1n a m1croprocessor based system. The .lse ;)f ferroe~ectric 
memory ln any system would comb::.ne tr.e stren']tr.s c: current 
tec;hnologies; t:1e flexibll1'::y of RAM and ,::r.e nonvolCi:::.l1::y c: 
ROM. 
'5 
':'_"1e fe~roelect:::~c memcry de'nce ~s ~nherently slo' .... ' dJe 
::':-Ji= ser~al-access jes~gn. ::cnvers~or_ of the add!ess/da::a fr::l!r. 
paral~el to serial fcr:-at ~eq'..ll~eS t':-le :'llcr8processo:: ::0 walt 
ar. lnordH:ate arnc'Jnt cf t~r..e for me::to~y access. As tr.e 
f2r~oelectllc :::echnclogy evolves, ""r_at ~s ~eally :1eedeu lS a 
ferroe'.ec""rlC ~:-L::egrated ClrC'..llt tr.at lS accessed 
corpat~1::1e w~::h cu::~er.t RP.Y1 access:':"J::j" tec.:"lrl:::jues. The 
ab:.llty 0: a ?arallel accessed fe!'!':)21ec:l -,,'o'Jld 
B. RECOMMENDATIONS 
Fab~lcate ChlP and test ln a Cl!'C'J~t slm~lar tc the 
o~~g~:!a:' SSIiy.SI Cl~CU~t_ 
2) Deslgn and lmplemer.t c~:::cu~t~y :egulred fo: use 'dlL"1 
L"1e Xcto:ola 68000 m:..c:oprocessor. 
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APPENDIX A: PEG PROGRAMS 















sl sO mu:{a 
}\,.SSE:::\l a; 
f 9 h i j k 1 ::n n c; 
IF NOT ferro THEN stateb ELSE LOOP; 
;'.SSE:::\T b sl sC; 
GOTe statec; 
]\.SSERT c sO; 
IF cntr7 THEN stated ELSE L002; 
ASSERT d muxa sO 
IF ack THEN statee 
ASSERT e sO; 
CASE (cntr7 wr) 
1 a "'> statef; 
1 1 "'> statej; 
ENDCASE "'> 5tatee; 
ASSERT f sO 51 muxb; 
Leop; 
IF ack THEN stateg ELSE Leap; 
ASSERT gsa; 





ASSERT j sO 51 muxa muxb; 
IF ack THEN statek ELSE LOOP; 











statem ELSE LOOP; 
staten ELSE LOOP; 
stateo ELSE LOOP; 





(!RESET&!cntr7& InStO*& InSt1*&!InSt2*& InSt3*) I 
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(lRESET& ack& lnStO*& InStI*&!InSt2*&!lnSt3*) I 
(!RESET&!Cntr7& lnStO*&!lnStI*& InSt2*& lnSt3*J I 
(!RESET& InStO*&llnStl*& lnSt2*&lInSt3*) I 
(!RESET&lack& lnStO*&!lnSt1*&!InSt2*& lnSt3*) I 
(!RESET& cntr7&!lnStO*& lnSt2*&!lnSt3*) I 
(lRESET&!ack&llnStO*& lnStl*&!lnSt2*& lnSt3*) I 
(lRESET& cntr7&! lnStO*& lnSt1*&! lnSt2*&! InSt3*) I 
(!RESET&!ack&!lnStO*&llnStI*& InSt2*& lnSt3*) I 
( 1 RESET&! ferro&! lnStO* &! lnStl'" &! lnSt2* & ! lnSt3*) ; 
OutSt2*= 
(lRESET& cntr7& lnStO*& lnStI*&!lnSt2*& lnSt3*) I 
(!RESET&!cntr7& lnStO*&!lnStl*& lnSt2*& lnSt3*)I 
(!RESET&llnStI*& lnSt2*&!lnSt3*) I 
(!RESET& ack& lnStO*&! lnStI*&! lnSt2*& lnSt3*) I 
(!RESET&llnStO*& lnStI*& lnSt2*&!lnSt3*) I 
(!RESET& ack&! lnStO*& lnSt1*&! lnSt2*& lnSt3*) I 
( 1 RESET& ! ack&! InStO* &! InSt! * & InSt2* & lnSt3*) I 
( ! RESET& ! lnStO* & ! lnStl * & ! lnSt2* & lnSt3* 1 ; 
OutStl*= 
(!RESET& lnStO*& lnStl*&!lnSt2*)I 
(lRESET& cntr7& lnStO*&! InStl*& lnSt2*& lnSt3*) I 
(!RESET&!InStO*& lnStl*& lnSt2*&!lnSt3*) I 
(!RESET&lInStO*& lnStl*&!lnSt2*& lnSt3*) I 
(!RESET& cntr7&lwr&!lnStO*& lnSt1*&!lnSt2*&!InSt3*) I 
( ! RESET&! cntr7&! lnStO* & lnStl * & ! lnSt2* &! lnSt3*) I 






(!RESET& lnStO*& InStl*&!lnSt2*) I 
(!RESET& lnStO*&!lnStI*& lnSt2*) I 
(!RESET& lnStO*&!lnSt1*&!lnSt2*& lnSt3*) I 
(!RESET&!InStO*& lnStl*& lnSt2*& lnSt3*) I 
(lRESET& cntr7& wr&!lnStO*& lnStl*&!lnSt2*&!lnSt3*); 
( lnStO*&!lnStl*& lnSt2*&!InSt3*) I 
(!lnStl*&llnSt2*& lnSt3*) I 
(llnStO*& lnStl*&!lnSt2*& lnSt3*) I 
(!lnStO*&!lnStl*& lnSt2*& lnSt3*); 
( lnStO*& lnStl*&!lnSt2*) I 
(!lnStI*& lnSt2*) I 
(!lnStl*&!lnSt2*& InSt3*) I 
(!lnStO*& lnStI*&!InSt3*) I 
(!InStO*& lnStl*&!lnSt2*& lnSt3*); 
( lnStO* &! lnStl * & lnSt2* &! lnSt3*) I 
( lnStO*&!lnSt1*&!lnSt2*& lnSt3*) I 
(llnStO*&!lnStl*& lnSt2*& lnSt3*); 
( lnStO*&!lnStl*& lnSt2*&!lnSt3*) I 
( lnStO*&llnStI*&!lnSt2*& lnSt3*) I 










( [ InStO* &! InStl * & ! InSt2* &! InSt3*) ; 
(!InStQ*&!InStl*&!InSt2*& InSt3*); 
( 1 InStO* &! InStl * & InSt2* &! InSt3*) ; 
(!InStO*&!InStl*& InSt2*& InSt3*); 
(!InStO*& InStl*&!InSt2*&!InSt3*); 
(lInStO*& InStl*&[InSt2*& InSt3*); 
(!InStO*& InStl*& InSt2*&!InSt3*); 
(! InStO*& InStl*& InSt2*& InSt3*); 
( InStO* &! InStl * &! InSt2* &! InSt3*) ; 
( InStO*&!InStl*&!InSt2*& InSt3*); 
( InStO*&!InStl*& InSt2*&lInSt3*); 
InStO*&!InStl*& InSt2*& InSt3*); 
InStO*& InStl*&!InSt2*&!InSt3*); 
InStO*& InStl*&! InSt2*& InSt3*); 
InStO*& InStl*& InSt2*&!InSt3*}; 









D. COUNTER FINITE STATE MACHINE OUTPUT 
InStl*& InSt2*); 
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APPENDIX B : MAGIC CELL LAYOUTS 
0 m [J ~ 
polysilicon ndiffision mct811 pdiffusion 
• ~ ~ Insl IlIIIH1S mct~12 ntr~nsistor ptr~nsistor polyconillct 
• • HI m ndcontact mcta12contact nwcontact pdcontact pwellcontact A 111 lsS] 
Figure 15 Magic Cell Material Legend. 
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Figure 21 Seven Input NAND Gate e.",."" .• 
• 8 
O'JT IN1 "IN2-I!"b"!N4"INJ "-, ;\-r"]N7"IN3 
•• 






H,..;., 1112 . I N.) . ~!h' 






Figure 30 Buff Cell Layout. 
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OU7'=IN1'1IN2 
Fiqure 31 Two Input XOR Cell 
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See Appendix A . te ! imp l ementat i on equa t ion of c i r et.;.i t a.h::d . 
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See Appendi:, p. .. for implement<.;tion ec;:uat'..on for: c'..rcuit efgr .. 
60 
See Appendiz A . tor irr.plerrented eqc;.ation of c ir::::u i t i~\;' l. 
61 
See Appendi:~ A. f o r impl ementat ion equatiO:1 f or c'..rcuit ~.no. 
62 
See Appendix A . for i mp l emen t ation equation ~or c ircuit 
State D. 
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See Appendix A. for :'mplementa::ion equation for cireui: 
S::atel. 
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See Appe:1dix A. for imp~eme:1;:at~on eq"clation for clrct.:it 
State2. 
65 
See Appendix A. for implemen::ation equation for circui:: 
State3. 
Figure 39 State3 Cell Layout (MFSM). 
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See Appendix .t.. . for imp l e me nta t :' on equa t ion :or circ,.l :' t s~ 
67 
See A~per.d:"x A . fo~ ':"rnplernentation equaL.on f e r c'::'rcuit s O. 
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See Append ix A . f or implementa r.i on equation f or circui t 
muxa_ fsm (muxa) . 
69 
See .i:I.ppendix A . for imp lementa t i on equation for circuit 
muxb_ fsm (muxb i . 
70 
See AP~2:1dix 1'.. for -'-mplemer:ta:.ion '2qua:ion fo~ ::::ircl.:.-'-t 
cfsr.-.c:.:;t. 
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P.C'K EN =- \ C-rrerm) " \e"rrerm) " \ y"rterm) " j ':' "z renn , 
- rrerm=cnrr7 'CI:F: 
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LSSEN=AO' (l'(h'CD?) '~'T'5?I:Kf·o 
FiqurQ 46 LSSEN Cell Layout I I/O BUS CONTROL I . 
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HSSEN~Nl!:":l' (1']·51 'T'F?YKi·~·u 
Fi.qurQ 47 ;,jSSEN Cell Layol.:.t {I/O BUS CON!ROL}. 
74 
Fiqure 48 cntr7:::on Cell Layout (MFSYI) . 
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Fiqure 52 t:isr lcad Ce ll Laycut (110 BUS CONTROL) . 
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LO CLK DISABLE-A(J·(a~.l + ol · (h·CD?l·~· 
- - in"cntr7"Crkl 
HI_ CLK_ DISABLE- 1JHE-(a.+.l+O) " (h -ITKl "U-ITK) " 
(n"Cntr7"CLK) 
STO?_START_SET"~ 
Figure! 53 loclkdis Cell Layout (I/O BUS CON TROL)_ 
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APPENDIX C: SIMULATION DATA 
A. MAIN FINITE STATE MACHINE SIMULATION 
ESIM (Y3.5 03127191) 
initialization took 595 stepl 
initialization took 0 ItlPS 




> 1111111100001111111111111111111111111100001111111 t 1:cntr7 
> 111111111111111111111000011111111111111111111100001:ack 
> 00001t1111111111111111111'1111111,'1"111111'1'1'1':!farro 
> 11111 00000000000000000000000000 11 OOOOOOOOOOOOOOOOOO:a 
> 00000110000000000000000000000000011 OOOOOOOOOOOOOllOO:b 
> 0000000111111000000000000000000000011 OOOOOOOOOOOOOO:c 
> 000000000000011 000000000000000000000011 OOOOOOOOOOOO:d 
> 00000000000000011 00000000000000000000001111 00000000:. 
> 000000000000000000000000000000000000000000011 OOOOOO:f 
> 00000000000000000000000000000000000000000000011 OOOO:g 
> 0000000000000000000000000000000000000000000000011 OO:h 
> 00000000000000000000000000000000000000000000000001':i 
> 0000000000000000011 OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO:j 
> 000000000000000000011 OOOOOOOOOOOOOOOOOOOOOOOOOOOOOO:k 
> 000000000000000000000110000000000000000000000000000:1 
> 000000000000000000000001111 OOOOOOOOOOOOOOOOOOOOOOOO:m 
> 00000000000000000000000000011 OOOOOOOOOOOOOOOOOOOOOO:n 
> 0000000000000000000000000000011 OOOOOOOOOOOOOOOOOOOlJ;a 
> 000000000000011 001111 000000000000000011 OOOOOOOOOOOO:muxl 
> 0000000000000000011110000000000000000000000 11 OOOOOO:muxb 
> 000001111111111111111111111110000111111111111110000:10 
> 000001100000011001111000000000000110011000011 000000:1' 
982 tranilitorl, 505 nodll (0 pulled up) 
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B. COUNTER FINITE STATE MACHINE SIMULATION 
(SIM (V3.5 03/21/91) 
initillization took 143 steps 
initializltion took 0 stl,. 




> 1 00000000000000110011 0000000000000000110:cntr1 
196 trlnsistor., 104 nodes (0 pullad up) 
C. ACK_EN SIMULATION 
ESIM (V3.5 03/21/91) 
inhlalization took 28 staps 
initializltio. took 0 steps 




> 0001 0001 O:g 
> 0010001011:1 
>0111fOOOO:OUT 
34 trlnliltors, 25 node. (0 p.1l1d ap) 
D. LSSEN SIMULATION 
ESIM (V3.5 03/27/91) 
initi.liz.tio. took 24 .teps 
initializltion took 0 steps 
> 00000000001111111111 :AO 
> 11 oOOOo000110000oo0l1:b 
> 0011 oOOOOOOOI100000D:i 
> 000011 00000000110000:h 
> 0000001 1000000001100:k 
> 00000000110000000011:0 
> 011 0011 01 00110011010:Clk 
>01111010110000o00000:LO START STOP EN 
36 trlnsistors, 27 node. (0 p.illd up) - -
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E. BSSEN SIMULATION 
ESIM (V3.5 03/21/91) 
initializfti.n took 28 .tap. 
initializftion tOlk 0 ltap. 
> 000000000000000000000000000000000000000000000000000000OOOOOOOOOO:ClK 
>1111111111111111111111111111111111111111111111111111111111111111:IBHE 
> 01 01 0101 0101 01010101 0101 0101 01 01 01010101010101 0101 0101 01 01010101:c 
> 001 1 001100110011001100110011001 100110011001 1 0011 0011 0011 0011001 1:a 
> 00000000000000001111111111111111000000000000000011111 1 1 1 11111111:g 
> 000000000000000000000000000000001 1 1111 1 1111111111111111111111111:1 
> 00001 1 1 1 00001 1 1 1 00001 1 1 100001 11 1 00001 1 1100001 1 1 1 0000111 100001111:m 
> 0000000011111111 0000000011111111000000001111 1 11 1 0000000011111111:n 
> 0000111111111111000011111111111100001111111111110000111111111111:HI SH SH 
IFT_ClK - -
36 tran.iltors. 28 nod .. (0 pullad up) 
ESIM (V3.5 03/21/91) 
initialization took 28 .. ep. 




> 0011 0011001100110011001 1 00110011001 10011 0011 0011001 1001 10011 001 1:a 
> 0000000000000000111111111111111100000000000000001111111111111111:g 
> 000000000000000000000000000000001 1 1111 1 111 1 1111111 1 1 1111111 1 111 1:1 
> 000011 1 1 000011110000111100001111000011110000111 100001 1 1 100001111:m 
> 0000000011111111000000001 1111111 0000000011111111 0000000011111111:n 
> 000000000000000000000000000000000000000000000000000000OOOOOOOOOO:HI SR SH 
IFT_ClK - -
36 tranaiata, •• 28 nodal (0 pulled up) 
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F. HISRSBIF SIMULATION 
ESIM (V3.S 03/27/91) 
initialization took 2B .tIp. 
initialization took 0 stap. 
>1111111111111111111111111111111111111111111111111111111111111111:CLK 
>1",11111,11,11111,11,1,1"11,,,11111111,,1,111,111,111111111111:!BHE 
> 0101 0101 010101 010'01 0101010101 01 01 01010101 01 01010101 0101010101 ol:c 
> 00110011001100110011001100110011 00110011 0011 001100110011 0011 001 ':a 
> 00000000000000001111111111111' 11 000000000000000011111111111 1 11 1 1:0 
> 0000000000000000000000000000000011111111111111111111111111111111:1 
> 0000111 I 000011 I 100001111 0000111100001111 0000111100001 11100001 111:m 
> 00000000111 1 1111000000001111111100000000111111110000000011111111:n 
> 0111011101110111111111111111111111111111111111111 111111111111111:HI SR SH 
1FT CLK - -
36 tran.iltorl. 2B nadel (o p.llad up) 
ESIM (V3.5 03/271911 
initialization look 2B ltepl 
initialization look 0 stapl 
> 0000000000000000000000000000000000000000000000000000000OoOOoOOOO:CLK 
>1111111111111111111111111111111111111111111111111111111111111111:!BHE 
> 01 010'010101010101010101010101 0101010101 01010101010101 010101 0101:c 
> 0011 00110011 001100110011001 1 001100110011001100110011001100110011:a 
> 00000000000000001111111111111111 00000000000000001111111111111111:g 
> 000000000000000000000000000000001111111111111111111111 1 111111111:1 
> 0000111100001 1110000111100001 111 00001111 0000111100001111 00001111:m 
> 0000000011111111 0000000011111111 00000000111111110000000011111111:n 
> 00001111111111110000111111111111000011111111111100001111 11111111:HI SR SH 
IFT_CLK - -
36 tranlistorl, 28 nodal (0 pulled up) 
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ESIM (¥l.S 03/21/91) 
initlalizltion took 28 Itepl 








> 00000000111111110000000011111111 00000000111111110000000011111111:0 
> 000000000000000000000000000000000000000000000000000000OOOOOOOOOO:HI SR SH 
1FT ClK - -
36 tranlimrl, 28 nodal 10 punad up) 
ESIM (V3.S 03/21/91) 
ioitlalizatiao took 28 Itapl 




> 00110011 0011 0011 001100110011001100110011001100110011001100110011:. 
> 0000000000000000111111111111111100000000000000001111111111111111:8 
> 0000000000000000000000000000000011111111111111111111111111111111:1 
> 0000111100001111000011110000111100001111 000011110000111100001111:m 
> 0000000011111111000000001111111100000000111111110000000011111111:0 
> 0000000000000000000000000000000000000000000000000000000OOOOOOOOO:HI SR SH 
IFT_CLK - -
38 trlnliltors, 28 lodal (O pulled up) 
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G. LOSRSBIF SIMOLATION 
ESIM (V3.5 03/27191) 
initialization took 28 Itepl 




> 0011 0011 00110011 0011001100110011 0011001100110011001100110011 0011 O:a 
> 00001111 000011110000111100001111 00001111 00001111 0000111100001111 O:g 
> 00000000111111110000000011111 1 1 10000000011111111 0000000011111111 0:1 
> 000000000000000011111111111111111000000000000000Dl 111111111111111:n 
> DoDODODODDoDOODDODOODOOOODDODOD00111111111111111111111111 1 1111111:m 
> DODoDODOODODDOODoDOOOOOOOOOOOOOOoOODDoDOODODDDDOOOOOODOOOOOOoOOOO:lO SR S 
HIFT ClK ~ -
36 tranlistors. 28 nodal (O pullad lip) 
ESIM {U.S 03/27/91} 
initialization took 28 Itapl 
initialization took 0 ltapl 
>1111111111111111111111111111111111111111111111111111111111111111':ClK 
>1111111111111111111111111111111111111111111111111111111111111'1":!AO 
> 01 01 01 01 01 010101 010101 o10101Dl01 o10101010101010101Dl01010101 01010:c 
> 0011 0011 001100110011001100110011 00110011001100110011 001100110DllD:. 
> 00001111 000011110000111100001111000011110000111100001111 000011110:9 
> 0000000011111111 0000000011111111000000001111111100000000111111110:1 
> 00000000000000001111111111111111100000000000000001111111111111111:n 
> 00000000000000000000000000000000011111111111111111111111 f 11111111:m 
> ol11111111111111D111111111111111Dl11111111111111Dl111111111111110:l0 SR S 
HIFT ClK - -
36 t~nliltorl. 28 nodll (O pullad up) 
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B. BISRLOAD SIMULATION 
ESIM (V3.5 03/27/91) 
initialization took 15 stepl 
Initializltion taok 0 Itapl 
>0101010101010101010101010101010101010101010101010101010101010101:!ClK 
> 0011 001 100110011001 1001 1001 1001 1 0011 001 100110011001100' 1 001'001 1:18HE 
> 000011110000111100001111 0000111100001111000011 1 1 000011 1 1 00001 1 II:b 
> 000000001 1 1111 1 1000000001 1 1 1 1111000000001111 1 ,,1000000001 1111 1 11:d 
> 00000000000000001111 1 1111 1 111 1 1 100000000000000001 111 1 111 1 1111 1 1 1:1 
> 000000000000000000000000000000001 1 1 1 1 1 1 1 1111 1 1 1 1 1 1 1 1 1 111 1 1111 1 11:k 
> 00000001 0001 0001 0001 0001 0001 000 1 0001 0001 0001 0001 0001 0001 ODD 1 0001:H 1_ SR _ lO 
AD ClK 
18 trlailitorl, 17 IIlIdal (0 pull. Ufli 
I. LOSRLOAD SIMULATION 
ESIM (V3.6 03/27/81) 
initializati •• took 15 Itapl 
initialization teak 0 It8pI 
>0101010101010101010101010101010101010101010101010101010101010101:!AO 
> 00110011001 1001 10011001 1001 1001100110011 00110011001100110011 001':!CLK 
> 000011110000111100001111000011 1 1000011110000111100001 1 110000111':b 
> 0000000011111111000000001111111100000000111111110000000011 t 11111:d 
> 0000000000000000111111111111111100000000000000001111111111111111:1 
> 0000000000000000000000000000000011111111111111111111 1 11111111111:k 
> 00000001 0001 0001000100010001 000100010001000100010001000100010001:LO S8 lO 
AD_ClK - -
18 trlnlmorl, 17 nollel (0 pullad up) 
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J. LOCLKDIS SIMULATION 
ESIM (V3.S 03127(91) 
initialization took 41 Itapl 
initialization tnk 0 Itepl 
> 111 ooooooooOol1100ooo0oooo:n 
> 1 oUoooOooOoool 000UoooooUoo:tnlr7 
> 00011 OUooooooooOll oooOoOoo:a 
> oUoooll ooOOOOOOOool100oUoo:i 
> 0000000110000000000011 oOoO:h 
> 0000000001100000000000' 1 oO:j 




>00000000000000001111'0'01':HI ClK DISABLE 
> 00011,',01011 OOOOOOOOOooOo:LO- CLK- DISABLE 
> oooOol10ooo10ooooo11oooo1o:siop _START_SET 
54 tranlillorl, 38 nod .. 10 pulled up) 
K. HIGB/LOW BYTE MUX/SBIF'I'ER SIMULATION 
ESIM (V3.S 03127(81) 
initialization took 740 stlpl 
initialization took 0 stlpl 





> 000000000000000011000000000000000000000000000000 11 OOOOOOoOOoooOo:muxa 
> 000000000000000000000000000000001 '00000000000000' 1 oOOoOOOOOoOOOO:muxb 







































> 011 001111 000000001111 0011 00000000001111110000000011 1 11111 0000000:A5 
> 0001111000000000011001100000000001111110000000000111111000000000:AB 
> 01111 000000000000001100000000000011110000000000001111000000000DO:A7 
>01100000000000000110000000000000011000000000000001100OOOOOOOOOOO:AB 
944 tran.i.tora, 515 nodea (0 pulled up) 
SRBUSEN SIMULATION 
ESIM (V3.5 03127191) 
initialization took 103 steps 
initialization took 0 staps 
> 111111111111111111111000000000000000000:!AO 
> 100000000000000000001111111111111111111:!BHE 
> 00011 0000000000000000001 000000000000000:cntr7 
> 01111 0000000000000000111 OOOOOOOOOOOOOOO:~ 
> 00000110000000000000000011 OOOOOOOOOOOOO:a 
> OOOOOOOtl 000000000000000001100000000000:g 
> 000000000110000000000000000011000000000:1 
> I01101010100000011111011101010000001111;ClK 
> 0000000000001 0001 000000000000001 0001 oOO:b 
> 0000000000000100010000000000000010001 OO:d 
> 00000000000000100010000000000000010001 O:f 
> 000000000000000100010000000000000010001:k 
> 0111 01111110111100000000000000000000000:l0 SR BUS EN 
> 000000000000000000000111111111 01111 OOOO:HI-SR -BUS)N 
114 transilton, 67 nodes (0 pulled up) 
PAD-TO-PAD VERIFICATION 
1 . Read Cycle Simulation 
n lMlvu oal17JtIl 
1,,;'il li .. 'it . ... . 11I7 .. "'. 
,,,;'111," " . . .... 11113 .. "'. 
,ni ". Ii'''' •• '' • • 3«0 ...... 
ini ,i. li,.,,,,. , • •• 1" .,,,,. 
ini li. li","'. ' •• ' II "II" 
i. i,i. Ii,.,,,,. , • •••• ,,op. 
i. I'i. limi •• '·· • • "III· 
i. i,i. li,oti • • , ••• 0 "II" 
>1 010111010101010101 01 0101 010101010101 11010101010101010111010101010101 0101111101l101a,CLI 
> 1111110000OHO DOOOOOOIHOOOOIMHIOOOClOOOIIIIIOOOOOO .. 01lll01lll01000000toOleOOleOOOOleOOOUERRO 
> 11 1111 1111 111 11111111111111111111111111 111111111111111111111 1111111111 111 11 1111 11111:W11 
> ooooooooooooooooooooooooOOOOOOOOOOOOOOOOOOOIlllOleOOlOOOOOOOOOIDOIDOIHIOOOOO .. 0111101000:10 
> 11 11110oo00000oooo000000000000000111100000000000111100001lt0000 00000000000000000000000011:10' 
> 0000001011011 101111 111110000111 1111111111 100110010011001111 11110oo000110011D1111001111 ,IORL 
> 0000000001001100111111\11000111 1111 111111 10100010011,"111111110oo0110011001 1001 10000:10RM 
> 11 1111110101010101011101010101010101010111010101010101010101010101l10101010101010111 :ICLL 
> ll 1 1 1 11101 010101010101 1101l1 0101110101 0101010101 0101010101G\010101010101010101010111 :$CL~ 
>l lll 111110000000000001Hl000000000000000tclO...,OOOOOOOOOOOOOooaoooOOO OOOOOOOOOIMHlOOOOOa:. 
> 01l0000011000010000000000001MHl01lll0000000000000000000001lll001lll0000000000001110000"00001, 
> 0000000000111 1111111 11111100000100le0DMOOOIIII01III0le0000l000,,000OOOlOOOOOtciOleOOOO" 
> 00000000000ooooooooOOOOOOO l l000l00HOIOOleOIlllOOOOIHl0l1100tclOOOOOIMHl00000000000011"00 :11 
> 00000000000000000000000IHl00Illll 111 1111111110C10100000...,0Ie00"00000000000000100'000:0 
>000000000000000000000001Hl00000OOOOOOOOOOOOO1lll000000000000000000000000000000000000000:1 
~ :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
> 001lll0000000000000000000000le0000 .. 01lll0000 .. 001000100000000le01lll0...,01001000.000010:; 




> 0000000000000000000000001000000000110000000000000000000001100000000011111111 111111 1100,. 
> 0000010000.0.00001000000...,000000000000000000000000000000000000000000000000011000001". 
> 0000 .. 0. 00 ... 0100000000000000000001100000.00000000000000000000001MlO00000 000ooOOOOlOl: DO 
> OOOOOOOOOOOOOO.OOOOOIO OOOOOOOOOOOOOOOOOOOOOIHOOOOotOOOOOOleOotOOOOOOOOOOOOOl0000001' :D ' 
> 0010000011101000000000000000000 01000000000001100000000000000.OOOOOOOOOOOOOOOOOOOOOOOOO:DI 
> 00000000000000000000, 0...,00000000000le00'0000000001000001MlO000000000000ooooOOOOOG01, :D3 
> 000 .. 00000000.00 00000000000000 0000 000000000000000000..........,010OIllOOOOOOOOOOOOOOOO:O~ 
>0000010000000000000000 .. 00000000000111000000000000000_ 00000000000000000000II :D5 
> 000000000000.0000100000000 001ll1 00.0000000000001MlO0000........,,0 .. 0000000000000000000:01 
> 000000010000000000000000100000Cl0000001lt001lll00000000_0IOoo0000000000000illlOOO" :07 
> 000000010 .. 00001000000001lll1llllG000oooooOIlll00100000 __ 1MI000001000000 .. 000011 :01 
> OIOOODOOOOOOooooooooooooooooOOOOOOIOOooOOOOOOOOOODOO_OOOOOOOOOOOOOOOOOOOOOOO:D' 
> 000000000000001ll0000000000000000000l01lll0000000oo00oo 01MlO1_0000ooooooooooOOOOOO" :DIO 
> 0000000000000001 .. 0.0000000100...,0000,"000000000000 __ 000000OOOOOOOOOOOOOOOO:Dl l 
> 00000000000000,0100000000001000000010111100000000000000000000000.0000000Cl0000000000011:D12 
> OOOOOOOOO'OooOIOOooOOOOOOOOtclOoooo .. ooooooOOOOOOOOOOOOOOOO100Ie000000000000000000000:D1J 
> 00000000000 .. 1II000100000000000...,0Ie0000 .. OotOOooOOOO...,00l000l0000000otOO,,000001l1 :01 4 
> 10010000000 .. 00000000000000tciOIl00 .. 0001lll01l100000lD00100II OOIOI00000010000001001000:01 5 
> 00000000000000.0.0I00101001i00le00000000le0 .. 0000...,OllOOOI00l00001III0...,00010010010:. HE 
> DOODOOOOOOO OOI OOOO .. OI OOOOOOOOooOOODOODOIOOI DOOOOOIOOOIO00. 0000000000000 000000000000:.0 
> 111111\1\1\11 111111111111\111111111111111 111 11 111111111 111 11111111111111111111111111 ,., 
> 1111 11 1111111111 111111 111\1111111111111111111 1111111111111111111111111111111 11111111:.l7 
> 1111111 111111 111 111 111111111 11111111111111111 111111111 11 1111111111111111 111111111111:.l3 
> 111 1111111111 111111 111 111 111111 11111111111111 1111111111 111 1111 1111 111111 111 111 111111:.l4 





>111111111111111111111111111111111111111111111111111111111111111111111111111111111111 .... 9 






>1111111I1111111111111111111111111111111111111111111111111111111111111111111111111100H DAn OUT 
>11111111111111111111111111111111111111111111111111111111111111111111111111111111110O_Hl DlTl OUT 




,"<I"I".!IOO '00. 7601 .. "". 
'o;,i.li"IIon 100. 68 11"'" 










































>111111111_ .... ...,,_11_1,111:1DA._DItT 
>111111111"' ••• _'. _  I1 __ 11111:1DAL_DItT 
> •• '_1111111111111111.1111111111111111111111111111111111 .... 1.1._11 
>1O.'_1111111111111111111111111111111111'.1I11111111111111 .... DALJ. 
>1I1111111111111111111111111111111111111111111111111111111111111111:11_DA'A_DItT 
>111111111111111111111111111111111111I11111111111111111111111111111:1.I_DATA_DUT 
412'lnInoiota ... lln ...... I42 ......... 
96 
APPENDIX D: CIRCUIT SCHEMATICS 
A. MICROINTERFACE WITHOUT LINE DRIVERS 
G ~-:::==-='====-==-~~ '" 
Figure 57 Microinterface Without Line Drivers. 
97 
B. MICROINTERFACE WITH SDA BUS LINE DRIVERS 
FiqurQ 58 Microinterface With Line Drivers. 
98 
APPENDIX E: PRELIMINARY DATA SHEET 
Component Name: Microinterface Chip 
General Description: 
Microinte rface is an interface between National 
Semiconductor's NM24CF04, nonvolatile, serial-access, 
ferroelectric memory device, and Intel's 9096 
microprocessor. A pin diagram is shown in Figure 59. 
Pin description: 
AO-All Address input pins 
DO-D15 Bidirectional parallel data bus pins 
SDAH/L Bidirectional serial data bus pins 
RD/WR Read/Write request input (active low) 
BHE Bus High Enable (active low) 
FERRO Chip select input (active low) 
CLK 100 KHz clock signal input 
SDAH/L OUT, 
SDAH/L-IN, 
HI/LO DATA OUT 
- Externa l driver enables (active low) 
SCLH/L Serial Clock outputs to NM24CF04 chips 
RDY READY ou tput (active low) 
RESET Input to reset Main Finite State Machine 
Static Power Dissipation (no input): 821 IlW 
Dynamic Power Dissipation (worst case) 1.64 W 
~-.,- - f=: ": 
---~- . 
FiqurQ 59 Pre '.. imina ry 
Pinout. 
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